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Abstract
Frequency Constraints on D.C. Biasing in Deep Submicron
Technologies
Jonathan Thomas Zimmermann
Supervising Professor: Dr. P. R. Mukund
The progression of technology has required smaller devices to achieve faster
circuits and more power-efficient systems. However, with supply voltage
and device intrinsic gain decreasing, device biasing in deep sub-micron
technologies can be challenging. A low-voltage current source is analyzed
in a 28 nm CMOS, 0.85 V supply, technology to take into account unde-
sirable effects introduced by aggressively scaled technologies. The analysis
includes intrinsic gain degradation as well as short-channel effects to create
a more accurate design methodology. Amplifier design challenges in deep
sub-micron technologies are discussed along with a DAC bias correction
technique. Frequency dependence of output resistance for a simple and a
proposed current source is presented. For the proposed current source the
frequency dependence of output resistance was found to be dictated by the
frequency response of the amplifier. To demonstrate the relevance of current
source resistance bandwidth a common-mode logic circuit is considered,
and fabrication plans are discussed along with future work.
vii
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1Chapter 1
Introduction
The scaling trend of semiconductors, known as Moore’s Law, predicts and
defines landmarks for the creation of smaller and lower-power circuitry.
Through advances in semiconductor manufacturing devices are capable of
operating at increased frequencies and reduced voltage supplies [1]. While
these traits are desirable in digital circuitry, and will continue to drive the
industry, their analog counterparts have suffered. In order to have both digi-
tal and analog circuits integrated together new techniques to compensate for
the drawbacks of digital-optimized deep sub-micron devices are required.
1.1 DC Biasing in Deep Sub-micron Technologies
While technology progresses further into the sub-micron regime analog per-
formance is significantly degraded. As the fundamental building blocks in
analog circuitry, transistors are the main focus with many properties to con-
sider. Switching speed and power consumption are less pressing than op-
erating conditions and small-signal properties from an analog perspective.
2For any analog systems to operate properly circuitry is required to bias the
devices to set operating conditions and obtain desirable small-signal prop-
erties.
Digital systems interacting with analog circuits require biasing to supply
voltage and current to devices. The bias circuits maintain desirable op-
erating conditions. In aggressively scaled technologies developing stable
biasing becomes even more difficult due to decreased voltage supplies. Ad-
ditionally, with short-channel effects becoming increasingly relevant, creat-
ing a independent bias can be troublesome. These issues can be attributed
to degraded output resistance, ro, and transconductance, gm, resulting in de-
creased intrinsic gain [26]. These device properties directly relate to the
operating performance of biasing circuits and have not been properly ad-
dressed in bias design. As a result biasing of analog and digital circuits in
deep sub-micron technologies requires re-examination.
1.2 Biasing Design
With output resistance and accuracy the driving features of biasing it may be
assumed that technologies would be designed with those traits in mind. In
many deep sub-micron technologies this is the case, where multiple oxide
thickness have been provided to allow for higher supplies. The additional
3processing steps to provide these thicker oxides are more expensive and
are not usually optimized for analog purposes. Thicker oxide devices are
mostly reserved for communication purposes such as oscillators. However,
the increased oxide thicknesses allow for a greater power supply voltage to
be used, alleviating the pressure on the bias designer.
The majority of the time analog and digital circuitry are used together. The
combination of the two is commonly referred to as mixed signal circuitry.
Mixed-signal circuitry has dominated the System on Chip (SOC) market and
has allowed for great advances in number of functions per chip. As a result
a bias designer must develop their circuit to be compatible with the thin ox-
ide devices and the lower power supplies digital circuitry uses. Therefore
the only remaining solution for improving output characteristics of biasing
systems is increased complexity of the circuit design.
1.3 Biasing of High-Frequency Circuits
There have been many techniques introduced in non-deep sub-micron tech-
nologies to compensate for reduced supply voltages [4–6]. This being said,
many of these designs are usable in aggressively scaled technologies, how-
ever the design techniques make assumptions which are no longer valid in
newer technologies [26]. Additionally many of these presented circuits were
4never analyzed for use in high-speed digital applications such as phase mix-
ers and Common-Mode Logic (CML) circuits. With the push for higher
digital data rates increased operating frequencies are required. This work
re-analyzes biasing circuits for deep sub-micron technologies and perfor-
mance in high-frequency circuits.
Biasing high-frequency circuits can be a challenge especially with decreas-
ing supply voltage [27–29]. For instance, in CML buffers the supply current
is responsible for the system speed. If large variations in the bias current are
experienced the speed of the system will change as a result. Therefore a sta-
ble current source is required to maintain a fixed operating speed. In order
to create a stable current a more complex biasing scheme must be used. The
complexity of the bias circuit is increased in order to comply with the low
supply voltage and the desire for large output voltage swing. Current source
designs with the desired properties exist [10–19], however do not examine
operation at the high-frequency operating points where CML buffers oper-
ate. The following work derives the frequency dependence of a proposed
current source and the impact it has on key CML buffer properties.
The second chapter provides a overview of the challenges presented by deep
sub-micron technologies on the design of biasing circuits, and reviews the
5core theory behind biasing using current design techniques. Finally a re-
flection on relevant feedback theory used to improve biasing operation is
presented.
Chapter Three presents the importance of including additional device pa-
rameters in model derivations for deep sub-micron technologies. An anal-
ysis of a relevant current source is performed as an example. Additionally,
frequency analysis of current sources is performed and a CML buffer is used
as a sample application of high-frequency biasing. The impact of the cur-
rent source on high-frequency performance is then considered.
The fourth chapter provides relevant simulation results showing the perfor-
mance of the analyzed current sources and their effect on a 10 GHz CML
buffer. The analysis of the CML circuit performance specifically focuses on
parameters directly impacted by the biasing circuit. Layout techniques are
then discussed along with plans for testing following fabrication.
Conclusions are then presented with guidance as to how research in this
field can be furthered.
61.4 Resources
• Cadence Custom IC Design [Version 6]
– Virtuoso Schematic Editor - Graphic schematic building software
used to construct circuits.
– Virtuoso Analog Design Enviornment (ADE-XL) - Used to simu-
late circuits made in the schematic editor.
– Virtuoso Spectre Circuit Simulator - Back end of the analog design
environment that actually performs the simulation.
– Virtuoso Layout Suite - Software to physically implement the cir-
cuit for on silicon production.
• Mathworks Matrix Laboratory (MATLAB) [2012b] - A computational
software package used to perform analysis and plotting of gathered
results.
7Chapter 2
Biasing Background
The following sections present previous work in biasing and discuss the im-
pact of scaling on design. Technology scaling is examined in the context
of added constraints to biasing design with topics including device intrinsic
gain and voltage headroom.
In relation to scaling, voltage headroom has become a significant factor in
biasing design with feedback being a common method of compensation. To
support the discussions in following chapters a review of positive feedback
as it currently relates to biasing has been included.
2.1 D.C. Current Source in Scaled Technologies
The scaling of transistors has had a large impact on device characteris-
tics [4–6]. Initially the scaling method presented in [2] was used to set goals
for the next generation of devices. Unfortunately threshold voltage scaling
was unable to keep up with the shrinking supply, therefore a new method
8was developed. To compensate, supply voltages were scaled at a lesser rate
than the devices, improving device performance.
In larger technologies parameters could be extracted and used with Metal
Oxide Semiconductor Field Effect Transistor (MOSFET) square-law theory
to determine circuit properties [3]. With the newly emerging technologies
this has changed and square law theory no longer accurately predicts de-
vice operation as shown in [4, 5]. The declining of device performance
has been linked to velocity overshoot, device parasitics, and multiple other
short-channel effects as discussed in [6–8]. The most relevant effects of
scaling on biasing circuit design are supply voltage and intrinsic gain.
2.1.1 Supply Voltage
As technologies progress into the deep sub-micron regime the supply volt-
age continues to dramatically decrease accordingly. The 2013 International
Technology Roadmap for Semiconductors (ITRS) [1] reports current and
anticipates future supply voltages with respect to technology node as dis-
played in Figure 2.1.
Unfortunately, in planar Complementary Metal Oxide Semiconductor
(CMOS) the threshold voltage has not followed as an aggressive scaling
factor as discussed in [9]. The inconsistent scaling rates of the supply and
9Figure 2.1: International Technology Road-map for Semiconductors supply voltage fore-
cast for technology scaling [1].
threshold leads to fewer devices being able to reside between supply rails.
Circuits with the ability to operate with a minimal number of devices be-
tween the supply voltages have become necessary to cope with the shrink-
ing supply. For circuitry that requires stable current biasing the restricted
supply excludes many traditional topologies. To compensate for the de-
creasing voltage headroom a number of circuit topologies have been devel-
oped [10–14, 18] capable of operating even with low output voltages.
10
2.1.2 Intrinsic Gain
The intrinsic gain of a device, being the product of transconductance and
output resistance, gives insight to the significance of drain voltage changes
to device operation. Design procedures presented for low voltage bias-
ing circuits classically assume the components of intrinsic gain can be ne-
glected [10–19]. As planar technologies scale intrinsic gain continuously
degrades thus increasing the importance to include it in the design pro-
cess [26]. Intrinsic gain reduction requires re-analysis of the proposed cir-
cuit to provide an accurate design methodology.
2.2 Feedback in Current Source Design
Multiple methods have been presented to increase the output resistance of
a current source and provide a stable bias with process variations [10–22].
To facilitate an informed discussion on methods currently used in current
source design, popular methods will be presented. The majority of de-
sign techniques use feedback to accomplish increased current source per-
formance [10–12, 14, 16]. Several techniques compare the drain voltages of
the input and output mirroring transistors and attempt to equalize the volt-
ages [10–12, 14]. Other studies sample the output current and use feedback
to adjust the reference current [16]. In general the feedback used for com-
pensation in low voltage supply current sources is of the positive nature.
11
2.3 Review of Feedback Techniques in Biasing Design
As feedback is currently the prevailing method for bias design it is important
to review feedback as it applies to biasing design. To do so the two methods
of feedback, negative and positive, are discussed and an example circuit is
analyzed without deep-sub-micron effects.
2.3.1 Negative Feedback
Negative feedback is seldom used in bias design due to the nature of biasing
circuits. If the drain voltages of the mirrored pair are required to be matched
the drain voltage of the input transistor must follow the drain voltage of the
output transistor. If negative feedback was used, when the output voltage
increased the mirroring transistor’s drain voltage would subsequently de-
crease. Since the majority of biasing techniques concentrate on positive
feedback it will be the primary focus of this section.
2.3.2 Positive Feedback
Positive feedback can be used to increase the overall gain of a system if
used properly [26]. If the closed-loop gain is increased with respect to the
output the output resistance can be increased and current mirror accuracy
improved. The effect positive feedback has system gain can easily be ob-
served by considering Figure 2.2. Solving for the system transfer function
12
A(S)
B(S)
X(s) e(s) Y (S)
+
Figure 2.2: Positive feedback system with forward gain A(S) and feedback gain B(S).
produced (2.1).
H(s) =
A(s)
1− A(s)B(s) (2.1)
As can be seen from (2.1) it is imperative to keep the loop gain, A(s)B(s),
less than one, otherwise instability will result. The instability develops from
the gain becoming negative, essentially resulting in two negative inputs.
Instead of comparing two signals, the amplifier will add them causing the
output to rail at one of the power supplies. Therefore, when designing any
system using positive feedback a stability analysis is required.
2.3.3 Traditional Biasing Analysis
To give a comparison for later discussions the positive feedback current
source in Figure 2.3 will be analyzed to extract output resistance as tra-
ditionally presented in [12].
To begin the analysis the circuit in Figure 2.3 was converted to the equiva-
lent circuit model shown in Figure 2.4.
The D.C. gain of the amplifier is donated by K, and the intrinsic gain of
devices N1-N3 are A1-A3, respectively. Similarly the output resistance of
13
N3
N2 N1
VoutVin
−
+
K
Figure 2.3: Low voltage current source.
gm3[K(vout − vf )− vf ]
gm2vin
ro3
ro2 gm1vin ro1
vf
voutvin
iin iout
Figure 2.4: Low voltage current source small signal equivalent circuit
the transistors are given by ro1-ro3. The values of iout and iin are the small
signal output and input currents. To solve for the output resistance equations
were found for the input and output voltages with respect to the input and
output currents as shown in (2.2). Vin
Vout
 =
 ro2+ro3+ro2A3(K+1)1+A2(A3+1)+A3K(A2−A1) −ro1A3K1+A2(A3+1)+A3K(A2−A1)
−A1[ro2+ro3+ro2A3(K+1)]
1+A2(A3+1)+A3K(A2−A1)
ro1[1+A2A3K+A2(A3+1)]
1+A2(A3+1)+A3K(A2−A1)
 .
 Iin
Iout
 (2.2)
To reduce (2.2) three regions of operation were considered with the assump-
tion that there are no A.C. components to the input current and that the body
14
effect of N3 can be neglected. The first region of operation is when the D.C.
output voltage is great enough to drive the amplifier to saturate at the supply
voltage, sending N3 into the triode region. When this occurs the drain volt-
age of N2 can no long follow the output voltage and as a result the output
resistance becomes ro1 and the circuit acts as a simple current mirror.
When N1 and N2 are in triode operation and N3 is in saturation, rout can
be solved by taking the second of the two equations in the matrix, setting
iin to zero, and finding the ratio of iin to iout. To obtain the result in [12] it
is important to assume that N1 and N2 are perfectly matched and therefore
A1 is equal to A2. The resulting expression is (2.3).
rout = ro1
[
A1A2A3
1 + A1A2A3
K + 1
]
(2.3)
The third and final region of operation is when N1-N3 are all in saturation.
To reduce (2.3) to (2.4) an assumption was made that the intrinsic gain of
each individual transistor is great enough that their product is much greater
than one.
rout = ro1 [K + 1] (2.4)
For non-deep-sub-micron technologies the given analysis would be ade-
quate. Unfortunately a number of the assumptions made in this analysis
are invalid. For instance, the intrinsic gain is significantly lower in newer
15
technologies and should not be assumed away in (2.4). In order to properly
design this system in new technology nodes additional analysis is required
as discussed in the following chapter.
16
Chapter 3
Biasing in Deep-Sub-Micron Technolo-
gies and Frequency Dependencies
When re-designing biasing circuits in deep-sub-micron technologies it is
necessary to adjust the analysis for non-ideal device properties. As dis-
cussed in the previous chapter the intrinsic gain of transistors has degraded
significantly and assumptions of large intrinsic gain requires revision. Ad-
ditionally, with more digital and analog systems being integrated together
it is important to examine biasing used in the digital domain. Many dig-
ital circuits used for communication and clock distribution utilize biasing
schemes from analog circuits. The impacts of digital biasing are examined
along with scaling design techniques.
3.1 Biasing Analysis for Deep-Sub-Micron Technologies
When developing design techniques in deep-sub-micron technologies in-
trinsic gain is an important aspect to take into account. As discussed in the
previous chapter, the intrinsic gain of planar devices has reduced as a result
17
of scaling. To compensate, the circuit previously analyzed in Chapter Two
is re-examined. The general equations found from the small-signal model
of the current source are still valid; however, the simplifying assumptions
are not. The system of equations are quoted below in (3.1) for reference.[
Vin
Vout
]
=
[
ro2+ro3+ro2A3(K+1)
1+A2(A3+1)+A3K(A2−A1)
−ro1A3K
1+A2(A3+1)+A3K(A2−A1)−A1[ro2+ro3+ro2A3(K+1)]
1+A2(A3+1)+A3K(A2−A1)
ro1[1+A2A3K+A2(A3+1)]
1+A2(A3+1)+A3K(A2−A1)
]
.
[
Iin
Iout
]
(3.1)
In the traditional analysis it was assumed that the body effect ofN3 was neg-
ligible where in deep-sub-micron technologies this assumption is no longer
valid and affects the D.C. operating range of the topology.
When the N3 device falls out of saturation the circuit acts as a simple cur-
rent source, as stated above. Since the body effect of N3 is relevant the
output voltage required to linearize N3 is significantly less. The condition
for the maximum output voltage was found to be (3.2) when the output of
the amplifier has been railed at the upper supply voltage.
Voutmax = Vdd − VT3 − VDSsat3 (3.2)
where VDSsat3 is the minimum drain-to-source voltage N3 requires to main-
tain saturation, Vdd is the supply voltage, and VT3 is the threshold voltage
of N3. As was stated previously, it is important when calculating VT3 that
the body effect be included. The body effect will significantly increase VT3,
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decreasing the maximum achievable output resistance. Additionally, short-
channel models should be utilized when finding the requirement for VDSsat3
in deep-sub-micron technologies since the traditional square-laws do not ac-
count for velocity saturation and significantly under-predict VDSsat3. Solv-
ing for VDSsat3 and implementing it in (3.2) results in the more complete
expression, (3.3).
Voutmax = Vdd − VT3 − Iref
2WCoxvsat
[
1 +
√
1 +
4WCoxvsatEsatL
Iref
]
(3.3)
where Iref is the D.C. input reference current passing through N2 and N3,
W is the width of N3, Cox is the oxide capacitance, vsat is the velocity satu-
ration, L is the device length, andEsat is the saturation field. The expression
will provide the accurate sizing of N3 for the desired maximum output volt-
age.
When examining the regions when N3 is in saturation and N1-N2 are in
the triode or saturation region the intrinsic gain of the devices are degraded
to the point where the assumption of large intrinsic gain is no longer valid.
Re-solving (3.1) with this in mind, an expression was found to be applicable
in all operating regions of N1 and N2 while N3 is saturated, (3.4).
rout = ro1
[
A1A2A3
A1 + A1A2 + A1A2A3
K + 1
]
(3.4)
19
With the reduced intrinsic gain taken into account along with short-channel
and body effects, the accuracy of design in deep-submission technologies is
greatly increased.
3.2 Amplifier Design
P3
P2 P1
N2 N1 N3N4
N5N6
P4P5
N7N8
P6P7
VoutVin−Vin+
VbVb
Vibias
C C
Figure 3.1: Amplifier topology.
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Vibias
Figure 3.2: Amplifier Vb generation circuit
In aggressively scaled technologies amplifier design complexity must in-
crease to compensate for low voltage headroom. A number of amplifier
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topologies have been developed to cope with the reduced supplies [23–25].
However, additional modifications are required to implement such topolo-
gies in deep sub-micron technologies. The basic design presented in [25]
was used as a starting point and expanded upon to allow stable operation
with 28 nm devices. The existing advantage of the topology presented
in [25] is the self-biased output stage that stabilizes output voltage over tem-
perature and process variations. Additionally, the symmetry of the topology
aids in the reduction of offset due to mismatch.
When developing the amplifier for use in deep sub-micron technology the
primary obstacles were the device threshold voltages and the degraded in-
trinsic gain. To comply with device thresholds and maintain proper biasing
of devices a level-shifting stage was required between the input and output
stage as shown in Figure 3.1. An added benefit of the level-shifting stage
was the increased gain; however, the addition introduces the requirement
for phase compensation in the amplifier and thus a compensation capacitor
was used between the level-shifting stage and second stage. Additionally
the inclusion of the level-shifting stage required a biasing circuit to set the
operating point of the common gate transistors. To create the voltage bias,
Vb, for the level-shifting stage the circuit in Figure 3.2 was developed. The
diode-connected device N1 in Figure 3.2 was equal in size to N1 in Figure
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3.1 to act as a matched load. To compensate for the extreme variation in
bias voltage due to temperature and process variations a seven bit weighted
current Digital to Analog Converter (DAC) was added. Using the digital
compensation method the amplifier could be adjusted to maintain desirable
operation.
To enable amplifier design the low-frequency differential gain was derived
considering each stage of the amplifier separately. Overall there was found
to be four separate gain stages between the inputs of the amplifier and the
output. The product of the gains produced (3.5).
|Ad| =
[
gmp1rop1
2(1 + gmn1rop1)
] [
gmn3ron3
1 + gmn5ron3
] [
gmn5rop4ron5
rop4 + ron5
]
[
2gmn7gmp6ron7rop6 − gmn7(ron7 + rop6)
ron7 + rop6 + gmp6ron7rop6
] [
ron7rop6
rop6 + ron7
]
(3.5)
The common-mode gain was considered in the same manner; finding the
gain of each stage individually then calculating their product. The only
gain stage requiring review when finding the common-mode gain was the
differential input stage. The full expression for the common-mode gain was
found as (3.6).
|Acm| =
[
rop1
2rop3(1 + gmn1rop1)
] [
gmn3ron3
1 + gmn5ron3
] [
gmn5rop4ron5
rop4 + ron5
]
[
2gmn7gmp6ron7rop6 − gmn7(ron7 + rop6)
ron7 + rop6 + gmp6ron7rop6
] [
ron7rop6
rop6 + ron7
]
(3.6)
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With the compensation capacitance added, the amplifier was considered a
single-pole system where the dominant pole of the system resides between
transistors N5 and P4. Solving for the pole frequency at that node resulted
in (3.7).
f =
1
2pi
[
rop4rop5(1+gmn5ron3)
rop4+rop5(1+gmn5ron3)
]
C
[
1 + gmn7
rop6ron7
rop6+ron7
] (3.7)
The in-depth derivation of the parameters given above is discussed in more
detail in Appendix A.
3.3 Frequency Analysis
An important but unexamined component of current sources is their fre-
quency dependence. Often output resistance is assumed to be constant and
independent of frequency. However, this is an incorrect assumption and
should be taken into consideration when designing the majority of analog
circuits. The frequency dependence of output resistance is examined for a
simple current mirror and the circuit analyzed in the previous section.
To develop an expression for the output resistance as a function of frequency
the small-signal equivalent circuit must include the capacitances of the de-
vices. The capacitances have been included for the simple current mirror
in Figure 3.3 assuming matched transistors. To begin the analysis vin was
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gmvin ro2 gmvin ro1
Cgd Cgd
2Cgs
vf
voutvin
iin iout
Figure 3.3: Simple current source small signal equivalent circuit including capacitances.
assumed to be attached to a constant current reference. Therefore iin would
have a value of zero resulting in (3.8). iout
0
 =
 sCgd + 1ro gm − sCgd
−sCgd 2sCgd + 12Cgs
 .
 vout
vgs
 (3.8)
Solving the system of equations for vout with respect to iout, the output re-
sistance is obtained. The subsequent output resistance for a simple current
mirror, ros, was found to be (3.9).
ros(s) =
vout
iout
=
2
[
s+
Cgs
4Cgd
]
s2 + s
[
Cgs
2 +
2
ro
+ gm
]
+
Cgs
2roCgd
(3.9)
At low-frequencies ros reduces to ro and agrees with the traditional anal-
ysis. The analysis concluded the output resistance does have a frequency
response and therefore has a bandwidth. By examining the output resis-
tance response two poles and one zero can be identified. Summarizing the
expression, as the frequency increases the resistance of the current source
will eventually decrease.
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The analysis was repeated for the proposed current source described in the
previous section. Figure 3.4 was used for analysis and consisted of the
small-signal model with major capacitances for the circuit included. An-
rogm3[A(s)(vout − vf )− vf ]
gmvin ro gmvin ro
Cgd Cgd
Cgnd =
2Cgs + Cgd3
vf
vout
vin
iin
iout
Figure 3.4: Low voltage current source small signal equivalent circuit including capaci-
tances.
alyzing the system resulted in the complete transfer function for the output
resistance, (3.10), where4 is denominator polynomial shown in (3.11).
rout(s) =
Cgd + Cgnd
4(s)CgdCgnd
[
s2 + s
[
gm3(A(s) + 1)
(Cgd + Cgnd)
+
gm3Cgnd(A(s) + 1)
Cgd(Cgd + Cgnd)
+
Cgd + 2Cgnd + gmroCgd
roCgd(Cgd + Cgnd)
]
+
[
1 + gmro + gmgm3r
2
o(A(s) + 1)
r2oCgd(Cgd + Cgnd)
]] (3.10)
4(s) =
[
s3 + s2
[
C2gnd + 3CgdCgnd + gm3roCgdCgnd(A(s) + 1) + C
2
gd + 2gmroC
2
gd
roCgndC2gd
]
+ s
[
gm3(A(s) + 1)(2roCgd + roCgnd + 2gmr
2
oCgd) + 4Cgd + 2Cgnd + 4gmroCgd
r2oCgndC
2
gd
]
+
[
1 + gmro + gmgm3r
2
o
r3oCgndC
2
gd
]] (3.11)
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The first assumption was that the transconductance of the two mirroring
transistors were equal, represented as gm. Also the output resistance of the
three transistor were assumed equal and were represented by the symbol
ro. Finally, the capacitances of the mirrored transistors were also taken to
be identical and represented by Cgs and Cgd for gate-to-source and gate-to-
drain capacitance, respectively. The variable Cgnd is the parallel combina-
tion of multiple capacitances as shown in Figure 3.4.
The derived expression for the output resistance was simplified to (3.12)
by pulling out (3.12) from the previously derived expression. From there
a factor of A(s) was extracted from the remaining numerator and denomi-
nator polynomials. The poles and zeros of the amplifier were observed to
shift the poles and zeros of the remaining transfer function to significantly
higher frequencies than those of the amplifier. Therefore the poles and zeros
contributed by terms other than those given in (3.12) were determined to be
negligible.
rout(s) = ro
(
1 +
g2mgm3r
3
oA(s)
gmro + g2mr
2
o + g
2
mgm3r
3
o
)
(3.12)
To prove the simplification Figure 3.5 gives a comparison of the two ex-
pressions considering a single pole amplifier. The two expressions are in
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agreement until the giga-hertz frequency range is reached. The informa-
tion collected from the figure supports the conclusion that the frequency
response of the current source is dominated by the frequency response of
the amplifier.
Figure 3.5: Modeled output resistance frequency response comparison of derived and sim-
plified expressions.
3.4 Performance Degradation of High-Frequency Circuits
The impact of the frequency dependence of current sources can be seen in
many digital circuits using analog bias circuits. The primary design chal-
lenge of digital and mixed signal circuits is the high-frequency operating
conditions. As seen in the previous section current sources have a frequency
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limit after which the output resistance does not remain constant and begins
to decrease. The majority of digital circuits operate past this limit, resulting
in reduced performance.
3.4.1 Common-Mode Logic Buffer
A common circuit used in clock distribution for digital circuitry is the CML
buffer circuit. The CML buffer is common in clock distribution due to the
common-mode rejection and power supply rejection the circuit provides.
The rejection isolates the regions between each clock buffer, reducing noise
on the clock signals. The structure of a CML buffer is shown in Figure 3.6.
R R
N2 N1
Ibiasrbias
VDD
Vin+ Vin−
Vout+Vout−
Figure 3.6: CML buffer with representative current source.
28
3.4.2 CML Common-Mode Rejection
The inputs of the circuit are usually the inverted and non-inverted signal.
Since the CML buffer consists of a differential pair, any signal common
to both the inputs should be reduced. Mathematically the common signal
rejection property is computed as the common-mode gain. The lower the
common-mode gain the better the rejection. An expression for the common-
mode gain can be found by splitting the current source into two equivalent
current sources and replacing the transistors with small-signal equivalents
shown in Figure 3.7. A simple analysis of the circuit gives the common-
R R
gmvgs ro gmvgsro
Ibias
2
2rbias
Ibias
2
2rbias
VDD
Vout+Vout−
Figure 3.7: CML buffer with split equivalent current source.
mode gain as (3.13).
Acm =
R
2rbias
(3.13)
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The expression assumes that the value of R is much less than the small
signal output resistance of the input transistor. Even in deep sub-micron
technologies this assumption is valid due to the large amount of currents
required to operate the CML buffer at high-frequencies. Comparing (3.7)
to the differential gain of the circuit results in the Common-Mode Rejection
Ratio (CMRR), (3.14).
CMRR = gmrbias (3.14)
where gm is the transconductance of the input pair. The CMRR is directly
dependent on the output resistance of the current source and thus the intrin-
sic frequency response of the resistance.
3.4.3 CML Power Supply Rejection
The power supply rejection of the CML buffer is also an important factor if
noisy power supplies are anticipated as seen in the majority of mixed signal
systems. The power supply rejection can be calculated from the small sig-
nal model of the CML buffer. To quantify the amount of power supply noise
that reaches the output compared to the input signal a quantity known as the
Power Supply Rejection Ratio (PSRR) is defined. PSRR is the compari-
son of the differential gain of the system to the gain from the power supply.
For simplicity the power supplies are considered separately donating PSRR
from the positive and negative supplies as PSRR+ and PSRR-, respectively.
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When considering noise brought to the output from either supply the rejec-
tion ratios take the form of (3.15) and (3.16) for the positive and negative
supplies, respectively.
PSRR+ =
gmroR
2(R + ro)
[
R + ro + 2rbias + 2gmrorbias
ro + 2rbias + 2gmrorbias
]
(3.15)
PSRR− = gm
2
[
ro
1 + gmro
+
rbiasro
2(ro +R)
]
(3.16)
The output resistance of the current source decreases with frequency, re-
sulting in the positive supply rejection to increase. The derived trend can
be attributed to decreasing the voltage divider characteristic at the output
node. The observed trend for PSRR+ was not the same for PSRR- where
the rejection decreases with decreasing output resistance. Since both pos-
itive and negative PSRRs depend on the output resistance of the current
source, proper characterization of the frequency response of the biasing cir-
cuit is crucial.
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Chapter 4
Results
4.1 Simulation Conditions
The design verification was considered for process, temperature, and supply
voltage variations, commonly known as corners. Simulation over corners
verifies the solidity of the design and ensures that the proposed systems are
practical. The circuits were simulated under typical operating conditions as
well as the eight worst-case conditions the circuit could experience. The
possible process variations are summarized in Table 4.1. These variations
are the most extreme device characteristics that could be produced from the
fabrication process. The tolerances primarily affect the device threshold
Table 4.1: Process corner definitions for MOSFET variations.
Process Code
NMOS MOSFET
MODEL
PMOS MOSFET
MODEL
Description
tt Typical Typical Typical Process
ss Low VT Low VT Slow Process
sf Low VT High VT
Mixed Process,
Fast PMOS
fs High VT Low VT
Mixed Process,
Fast NMOS
ff High VT High VT Fast Process
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Table 4.2: Temperature corner definitions.
Process Code Temperature Description
t 27◦C Typical
l 0◦C Low
h 100◦C High
which has a direct impact on the amount of current that will flow through
the transistor for a given bias.
The process codes for temperature variation are summarized in Table 4.2.
Changes in the temperature also alter the threshold voltage of the de-
vice, where the threshold voltage, mobility, and velocity saturation of MOS-
FETs typically decrease with increasing temperature. Usually the effect of
temperature is not a dramatic change unless military temperature operating
ranges are considered. However these changes coupled with process varia-
tions result in significant deviations in device current from typical operation.
A five percent variation in supply voltage was considered to conform with
typical voltage regulator output characteristics. The supply corner codes are
compiled in Table 4.3 with 850 mV being the typical supply voltage for the
28 nm technology. Voltage supply deviations present an added design chal-
lenge with respect to device biasing. The large device thresholds in deep
sub-micron technologies result in limited voltage headroom. When coupled
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Table 4.3: Supply voltage corner definitions.
Process Code Voltage Supply Description
t 0.85 V Typical
l 0.8425 V High
h 0.7575 V Low
Table 4.4: Typical and eight worst-case process corner definitions considered.
Corner Code Voltage Temperature Process
tttt Typical Typical Typical
llss Low Low Slow
llsf Low Low Skew P
llfs Low Low Skew N
llff Low Low Fast
hhss High High Slow
hhsf High High Skew P
hhfs High High Skew N
hhff High High Fast
with decreased supply voltages due to power regulation the limited resource
becomes increasingly scarce. Combined with large threshold devices due
to process and temperature variations system operating conditions can be
dramatically altered.
The complete list of typical and eight worst case corners with corresponding
codes used for analysis are presented in Table 4.4. It is important to note
in the total 45 corner combinations were examined prior to fabrication and
only the eight worst case corners were considered in this work as a repre-
sentative subset for clarity of results.
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4.2 Current Source Operation
4.2.1 Amplifier Characterization
The designed amplifier presented in the previous chapter was created in 28
nm technology with relevant parameters presented in this section. The am-
plifier was characterized for the main four parameters impacting the biasing
circuit application.
The Common-Mode Range (CMR) was measured by biasing the positive
and negative inputs with a common D.C. voltage and sweeping the applied
bias from zero volts to the supply voltage. The output voltage of the ampli-
fier was monitored during simulation over corners with results summarized
in Figure 4.1. The p-type Metal Oxide Semiconductor (PMOS) input pair
allow common-mode voltages near the negative supply to be well within
the CMR making the lower voltage of the common mode range the negative
supply; in this case, ground. The CMR was determined to be the lowest
common input voltage where the D.C. output had changed by more than
three percent from the value when the common voltage input was the nega-
tive supply when Vcm was zero. The CMR of the designed amplifier was 402
mV due to the llss corner. The common-mode input range of the amplifier
must be greater than the operating range of the current source. Otherwise
the current source will act as a simple current mirror at a voltage less than
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Figure 4.1: Amplifier common-mode range over 9 worst case corners.
the desired maximum output voltage.
The primary parameter of the amplifier is the differential gain, which is
the multiplying factor that allowed greater output resistance to be achieved
in the designed current source. The differential gain was measured using a
common-mode input voltage of 0.25 V and an input sinusoid on the positive
input terminal with an amplitude of 1 µV. The frequency of the sinusoid was
swept and the output and input amplitudes were compared with corner vari-
ations, resulting in Figure 4.2. The lowest resulting D.C. gain was found to
be 41.72 dB from the llfs corner with a 3 dB bandwidth of 37.89 kHz from
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Figure 4.2: Amplifier differential gain over 9 worst-case corners.
the hhsf corner. The unity-gain bandwidth was found to be 4.018 MHz.
The phase of the system was measured using the identical setup used for
measuring the differential gain over worst-case corners as shown in Figure
4.3. The amplifier phase is essential to ensure system stability. The phase of
the amplifier was found by comparing the phase of the amplifier output and
input signals. If the amplifier exists in a negative feedback loop and phase
of the output compared to the input shifts by more than 180◦ prior to the am-
plifier gain being less than unity, oscillation will occur. The phase margin
is defined as the amount of phase left at unity gain before a full 180◦ phase
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Figure 4.3: Amplifier phase over 9 worst-case corners.
shift is experienced. The phase margin for the amplifier was measured to be
50.62◦ from the llfs corner.
The final parameter extracted was the Common-Mode Gain (CMG). The
CMG was tested in the same manner as the differential gain except the si-
nusoidal source was fed into both the positive and negative input terminals
of the amplifier. The resulting frequency response was recorded in Figure
4.4. The CMG of the amplifier at low frequencies was found to be -31.49
dB from the llss corner. The CMG rejects noise common to both input ter-
minals, therefore the lower the CMG the better. The CMG would be more
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Figure 4.4: Amplifier common-mode gain over 9 worst-case corners.
significant in systems with both positive and negative supplies or if a PMOS
current source design was implemented for increased power supply rejec-
tion.
The performance metrics of the designed amplifier are summarized in Table
4.5 along with the corner resulting in the worst-case measurements. The
stability of the amplifier over corners can be attributed to the adjustment
of the internal DAC for each corner to ensure optimal operation. This im-
provement will help to stabilize systems utilizing the amplifier. The impact
the amplifier has on the performance of the designed current source and its
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Table 4.5: Amplifier performance summary.
Parameter Worst-Case Value Corner
Differential Gain 41.72 dB llfs
Common Mode Gain -31.49 dB llss
Common Mode Range 402 mV llss
3dB Bandwidth 37.89 kHz hhsf
Unity Gain Frequency 4.018 MHz hhsf
Phase Margin 50.62◦ llfs
applications is examined in the following sections.
4.2.2 Current Source Low-Frequency Operation
The amplifier characterized in the previous section was used as the base of
the current source design. In order to properly benchmark the designed cur-
rent source a simple current mirror was characterized for comparison. The
simple mirror transistors were identically sized to the mirroring pair in the
designed source for accuracy of comparison. In order to test the D.C. oper-
ating points of the current mirrors an ideal 8 mA current source was used to
generate the reference current. To sweep the output voltage an ideal resistor
was used as a load and the resistance swept from 0.1 Ω to 500 Ω. When
the simple mirror was simulated the results in Figure 4.5 were produced.
The simple mirror results show the output current varies dramatically with
output voltage as well as corners. The vast variation demonstrates the need
for a more robust current mirror.
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Figure 4.5: Simple current mirror D.C. output current with bias voltage over 9 worst-case
corners. (8 mA reference current)
The designed current mirror was tested for D.C. functionality in the same
manner as the simple mirror producing Figure 4.6. The current mirrored by
the developed source exhibits accurate matching over the operating range of
80 mV to 200 mV. The biasing range may seem limited; however, it is the
typical operating region for a majority of analog and mixed signal current
sources in deep sub-micron technologies. If an increase in range is desired
a low threshold device can be used as the source follower instead of normal
threshold transistors.
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Figure 4.6: Designed current source D.C. output current with bias voltage over 9 worst-case
corners. (8 mA reference current)
To demonstrate the effectiveness of the design the typical corner simula-
tions of the designed and simple mirrors have been compared in Figure 4.7
The main range of operation for the designed current source can be seen
when the output voltage in Figure 4.7 is less than 300 mV corresponding to
the source follower device in the saturation region. Below 20 mV the mirror
pair begin to shut off due to insufficient drain-to-source voltage. Above 300
mV the source follower device moves out of the saturation region and the
designed source acts similar to the simple mirror.
The output resistances of the current sources were also characterized with
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Figure 4.7: Typical output current comparison of designed and simple current sources with
output voltage. (tttt corner, 8 mA reference current)
output voltage. To extract the resistance of the circuits a sinusoidal current
source with an amplitude of 1 µA was placed in parallel with the output
resistance. An A.C. simulation was conducted while again sweeping the
output resistance. The comparison of the typical corner resistance of the
designed and simple current mirrors is depicted in Figure 4.8. As seen
in Figure 4.8 the output resistance of the simple current source does not
change drastically with the output voltage. The region to the left of the
peak, 150 mV, can be attributed to the transistor moving from the saturation
to the linear region. The decreasing trend to the right of the peak can be
attributed to increasing D.C. current due to the increase in output voltage.
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Figure 4.8: Output resistance of designed current source compared to simple current source
with output voltage. (tttt corner, 1 kHz A.C. test frequency)
The proposed current source had a significantly higher magnitude of out-
put resistance throughout the range of operation. Variations can be linked
to the operating regions of the mirroring pair and the source follower. The
first peak near 45 mV was the mirroring devices moving into the saturation
region increasing intrinsic gain while M3 was well within the saturation re-
gion. Near 160 mV peak the feedback transistor M3 is on the edge of the
linear and saturation region where the mirroring devices are moving deeper
into the saturation region. The interaction causes a spike in the output resis-
tance and subsequently a decrease as M3 enters the linear region.
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4.3 High-Frequency Circuit Operation
The previous section discussed the low-frequency operation of the design,
whereas the purpose of this section is to analyze the frequency response of
the system. To characterize the output resistance a 1 µA sinusoidal source
was placed in parallel with a resistive load. The value of the load resistor
was changed with corners to maintain a consistent output voltage of 160
mV. The current sources were supplied 8 mA reference currents. The typ-
ical responses of the designed and simple current mirror are captured in
Figure 4.9. The graph displays the output resistance of the simple mirror to
Figure 4.9: Output resistance frequency response comparison of designed and simple cur-
rent mirrors. (tttt corner, 8 mA reference current)
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be constant up to 10 GHz as could be expected from the derived frequency
response. The designed mirror however exhibits a large output resistance at
low frequencies until the first pole is reached near 30 kHz. As the frequency
is increased the output resistance decreases to well below the simple mirror,
which exemplifies that complex biasing circuits do not necessarily result in
increased performance. The system operating frequency should be taken
into account when considering biasing topologies for design.
In the previous chapter the amplifier was determined to be the primary lim-
itation on the bandwidth in the designed mirror. To investigate the rela-
tionship the frequency response of the output resistance was compared to
the differential gain of the amplifier in Figure 4.10. The bandwidth of the
amplifier is the same as the current source. Therefore, if the bandwidth
of the mirror is increased the frequency response of the amplifier must be
improved.
4.4 High-Frequency Circuit Performance Comparison
In Chapter Three the frequency response of the designed source was linked
to performance metrics of CML buffers. The validity of the relationships
are examined using simulation results. Two 10 GHz CML buffers were de-
signed in 28 nm technology, one utilizing a simple current mirror and the
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Figure 4.10: Output resistance of the designed current source, left axis, compared to differ-
ential gain of the internal amplifier, right axis. (tttt corner)
other the designed current source. Both sources were supplied with a 8 mA
ideal current reference. To begin the frequency analysis of the CML buffer
the CMRR was extracted using a 1 µV input and two instances of the CML
buffer. The first instance was tested for the differential gain of the buffer
while the second found the CMG. The differential gain was then divided by
the CMG, resulting in the CMRR. The simulation outcome was captured
in Figure 4.11 comparing the simple and developed biased circuits. The
CMRR of the CML buffer using the designed current source was signifi-
cantly greater than the simple current mirror at low frequencies until the
dominant pole. At high frequencies the CMRR significantly decreased to
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Figure 4.11: Comparison of simple and designed biasing on CML buffer CMRR. (tttt
corner)
less than the simple mirror prior to the frequency of operation. The results
suggest that if noise common to both inputs is near the operating frequency
a simple current mirror would be more desirable.
The derivation of CMRR showed direct dependence on the output resistance
of the biasing circuit. To demonstrate the dependence, output resistance for
the designed current source was plotted in Figure 4.12 with the CMRR of
the CML buffer where it was utilized. Other than slight deviations in slope
due to the different scales, the pole and zero placement of two waveforms
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Figure 4.12: CML CMRR compared to current source output resistance. (tttt corner)
are almost identical. The CMRR can be easily assumed to be a scaled ver-
sion of the bias output resistance since the placement of the poles and zeros
are nearly identical. Thus, if CMRR is to be improved so must the current
source.
The PSRR was also determined to be a factor significantly impacted by
the output resistance. To measure the PSRR the inputs to the CML buffer
were commonly biased at 0.4 V and a 1 µV sinusoidal source was induced
on the supply and the gain from the supply recorded. The differential gain
was measured using a separate instance of the design in the same simulation
49
with the same setup used to measure CMRR. The differential response was
divided by the supply response to obtain the PSRR+. Measurements taken
for both a simple and the designed current mirror were recorded in Figure
4.13. The PSRR+ was significantly less than the simple current mirror and
Figure 4.13: CML postive supply PSRR comparison between simple current mirror and
designed current source. (tttt corner)
only surpassed the performance of the simple source well beyond the op-
erating frequency, supporting the hypothesis in the previous chapter. The
positive supply rejection was found to decrease with increasing output re-
sistance. Another contribution to the reduction of PSRR+ was the designed
mirror due to power supply components introduced internally from the am-
plifier. Since the amplifier is tied to the positive rail it will add to the amount
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of measured signal from the positive supply rail.
To improve understanding of the impact of the bias circuit on PSRR+ a
graphical comparison was assembled with the output resistance of the de-
signed bias in Figure 4.14. There is no direct correlation between the output
Figure 4.14: Comparison of positive supply PSRR and designed current source output
resistance. (tttt corner)
resistance and the PSRR+; however, an indirect dependence is evident due
to pole and zero placements. Despite the exact placement of the poles and
zeros as the output resistance decreases, PSRR+ increases as was outlined
in the previous chapter.
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A sinusoid was induced on the negative power supply to measure PSRR-
and resulted in Figure 4.15. The power supply rejection from the negative
Figure 4.15: CML negative supply PSRR comparison between simple current mirror and
designed current source. (tttt corner)
supply was greater than the simple current mirror through the frequency of
operation. The main contribution was the common-mode rejection of the
amplifier in the current source aiding to dampen the negative effects. There-
fore, in CML buffer design the designed current source would be optimally
located on the supply where the most noise will be experienced.
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4.5 Physical Implementation and Test Plans
The current source design was physically implemented in the Global Foundries
28 nm PDK and is currently in the process of being fabricated. The follow-
ing section focuses on layout techniques and testing plans.
4.5.1 Layout
The first component of the current mirror that was physically designed was
the amplifier. The physical implementation of the amplifier was crucial
to reduce offset and ensure ideal device operation. Offset in the ampli-
fier would cause all comparisons to be off by a constant factor that either
needs to be small enough to be negligible, or canceled using more complex
circuit techniques. The topology of the amplifier was fully symmetrical and
common centroid methods were used on all appropriate devices to improve
matching. Figure 4.16 shows the layout of the amplifier. The capacitors,
depicted as large square portions, were split into 16 equivalent capacitors to
improve capacitance accuracy [21]. The DAC internal to the amplifier, used
to account for process and corner variations, was placed along the top of the
amplifier layout to isolate it from the current sources and differential pair.
Upon completion of the physical design of the amplifier, the current source
was constructed. The two current mirror devices were implemented in a
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Figure 4.16: Designed amplifier layout.
common centroid pattern for improved matching and the three transistors of
the current source were connected to the amplifier accordingly. The total
current source design can be seen in Figure 4.17. For testing purposes two
Figure 4.17: Designed current source layout.
copies of the designed current sources were included on the test chip along
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with two instances of the designed amplifier as shown in Figure 4.18. The
Figure 4.18: Current source testing block layout.
two top cells are the current sources while the bottom two are the amplifiers.
The overall test chip was constructed as shown in Figure 4.19. The circuits
from this work are located in the upper right hand corner of the image.
4.5.2 Operation and Test Plans
The test block consisted of two instances of both the designed current source
and amplifier. One of each, the bias circuit and amplifier, were connected to
probe pads while the others were connected to pins leading off chip. Con-
trol of the circuits is granted by digital registers configured by the micro-
controller provided by the test chip. The registers are located along the top
of Figure 4.19 and are used for power management, DAC settings, as well as
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Figure 4.19: System level layout.
input and output steering. The power management registers control trans-
mission gates allowing individual circuits to be powered off to minimize
noise sources while testing.
The stand-alone amplifiers, and the amplifiers in the current sources, all
contain individual compensation DACs that are all controlled by the regis-
ter pins. Since only one of the four units will be operating at one time the
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four amplifiers share the same register pins for receiving DAC control sig-
nals. This enables less registers to be used and reduces testing complexity.
To control which circuits are using the inputs and outputs of the chip trans-
mission gates were used. The transmission gates are switched using the
register inputs. The input controls are used to steer the separate reference
currents for the amplifier and current source. Additionally input voltages
are guided to the amplifier from the pins. Not only do the controls ensure
the proper signals reach only the circuit being tested but also allow each
pin to have multiple functions. Pins having multiple functions were imper-
ative due to the limited number of pins not reserved for power inputs and
grounding. The package pins used for signal transmission will be used pri-
marily for testing the low-frequency operations of the designs. The current
source will use the pins to extract output current for different output volt-
age biases. The amplifier common-mode range along with low-frequency
measurements of the differential and common-mode gains will be measured
using the package pins.
The probe pads will be used to obtain the full frequency response of the
designed current source as well as the amplifier. The probe pads allow high-
frequency signals to be induced and read directly from the circuit. The
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output resistance with respect to frequency for the current source will be ex-
tracted by inducing a small-signal voltage on the output of the current source
at multiple frequencies. The resulting changes in current will be recorded
and compared to the input voltage. The amplifier differential frequency re-
sponse will be found by inputting a small-signal voltage on one of the gates
using one of the two probe pads. The other input to the amplifier will be fed
a D.C. reference voltage through one of the package pins. The output will
then be measured through the second probe pad and compared to the input
signal to extract the differential gain.
The pins and probe pads being used for testing the current source have been
highlighted in Figure 4.20. The probe being used for testing is a ground-
signal-signal-ground, or GSSG, probe and will make contact with the chip
as shown in Figure 4.20. The testing is planned to be performed in early
June.
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Figure 4.20: Package pins and probe pads utilized for current source block testing high-
lighted in yellow.
59
Chapter 5
Conclusions
The presented work shows the significance of the frequency dependence of
output resistance and presents design methodologies for deep sub-micron
technologies. The importance of re-examining traditional circuits to ac-
count for intrinsic gain degradation and short-channel effects was shown to
improve design accuracy. A low voltage amplifier and current source was
designed and characterized. The frequency response of the designed mirror
and a simple current mirror were compared to each other and used as bias-
ing for a 10 GHz CML buffer. The CML buffer was utilized as a platform
to determine the impact of the frequency response of output resistance on
high-frequency circuits.
5.1 Frequency Dependence of Current Sources Summary
The frequency response for the designed and simple current mirror were de-
rived from small-signal model equivalents and discussed. It was determined
that the frequency response of the derived mirror was directly dependent on
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the frequency response of the differential gain of the internal amplifier. An
amplifier was designed using the Global Foundries 28 nm technology and
used in the current source design. The relationship of the amplifier gain and
output resistance was verified using simulation results. The relationship of
amplifier gain and output resistance was examined and the amplifier band-
width must be increased to improve output resistance at high frequencies.
5.2 Degradation of High-Frequency Circuits Summary
The discussed research has shown the importance of frequency analysis of
biasing circuits. The derivations were proven using simulation results, re-
vealing that the output resistance does change with frequency and must be
accounted for in high-frequency circuit design. The impact of output resis-
tance response on high-frequency circuit characteristics was demonstrated
using a CML buffer.
Two key characteristics of the CML buffer were considered, the common-
mode rejection ratio, and the power supply rejection ratio. These two param-
eters help to isolate digital circuitry from possible noise sources that would
decrease signal integrity. It was shown that if the bandwidth of the current
mirror was not improved the CMRR and negative supply PSRR could not
be increased. However, the opposite relationship was shown for positive
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supply PSRR. It was shown that using NMOS inputs for the CML buffer
improved positive supply noise rejection as the output resistance of the de-
signed mirror decreased. The relationships uncovered link the frequency
response of the current source to variations in circuit performance.
5.3 Suggestions for Future Work
The dependence of current sources was presented, but few methods of band-
width improvement have been given. For the designed circuit a main con-
tributer to the limited bandwidth was the frequency response of the ampli-
fier. However, development of other techniques for resistance bandwidth
improvement would also enable more robust high-frequency circuits.
Furthermore, to validate the developed design methods additional bench-
marking in deep sub-micron technologies should be pursued. As newer
devices such as FinFETs become more standard, migration of the presented
theory and benchmarking should be considered.
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Appendix A
Amplifier Analysis
In Chapter Three, expressions for the differential and common-mode gains
for the proposed amplifier were presented with little elaboration in regards
to derivation. The following appendix will describe the development of the
aforementioned equations. For reference, the amplifier topology has been
included in Figure A.1.
P3
P2 P1
N2 N1 N3N4
N5N6
P4P5
N7N8
P6P7
VoutVin−Vin+
VbVb
Vibias
C C
Figure A.1: Amplifier topology.
The differential gain was found by considering each stage of amplification
independently. The first stage was the differential input stage. The standard
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derivation presented in [20–22] was used for the low-frequency gain of the
first stage. The resulting expression was (A.1).
|Ad1| =
[
gmp1rop1
2(1 + gmn1rop1)
]
(A.1)
The n and p subscripts designate NMOS and PMOS device parameters,
respectively. The second stage consists of the N3 and N4 transistors acting
as common source amplifiers. Considering the gain from gate to drain of
the N3 transistor (A.2) was found.
|Ad2| =
[
gmn3ron3
1 + gmn5ron3
]
(A.2)
The third stage is composed of transistors N5 and N6 in the common gate
configuration. Implementing the standard equation for a common gate am-
plifier, (A.3) was derived.
|Ad3| =
[
gmn5rop4ron5
rop4 + ron5
]
(A.3)
The final stage are four transistors N7, N8, P6, and P7 connected in such a
manner that the N8 and P7 transistors create the bias for P6. The small feed-
back loop created required more analysis than the previous stages. First the
small-signal model of the output stage was considered as shown in Figure
A.2, in which the transconductance and output resistance of the two PMOS
transistors were considered equal (gmp6, rop6). The same assumption was
made of the NMOS devices (gmn7, ron7). The second assumption made was
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that both power supplies could be considered D.C. sources, therefore A.C.
grounds. In solving for the output voltage with respect to the input voltage
gmp6vf
−gmn7vin
rop6
ron7 gmn7vin ron7
gmp6vf
rop6
vf vout
Figure A.2: Amplifier output stage small signal equivalent circuit.
the relationship for the gain was found as (A.4).
|Ad4| =
[
2gmn7gmp6ron7rop6 − gmn7(ron7 + rop6)
ron7 + rop6 + gmp6ron7rop6
] [
ron7rop6
rop6 + ron7
]
(A.4)
The total differential gain of the system was found by multiplying the four
separate gain developments together resulting in (A.5).
|Ad| =
[
gmp1rop1
2(1 + gmn1rop1)
] [
gmn3ron3
1 + gmn5ron3
] [
gmn5rop4ron5
rop4 + ron5
]
[
2gmn7gmp6ron7rop6 − gmn7(ron7 + rop6)
ron7 + rop6 + gmp6ron7rop6
] [
ron7rop6
rop6 + ron7
]
(A.5)
The derivation of the common-mode gain was simple following the deriva-
tion of the differential gain. For the common-mode gain the only gain stage
expression found to change was the input stage. To adjust the expression
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for first stage the standard common-mode gain expression from [20–22]
was used, resulting in (A.6).
|Acm1| =
[
rop1
2rop3(1 + gmn1rop1)
]
(A.6)
The above expression was used in place of Ad1 found in the differential gain
expression. The common mode gain expression was obtained as (A.7).
|Acm| =
[
rop1
2rop3(1 + gmn1rop1)
] [
gmn3ron3
1 + gmn5ron3
] [
gmn5rop4ron5
rop4 + ron5
]
[
2gmn7gmp6ron7rop6 − gmn7(ron7 + rop6)
ron7 + rop6 + gmp6ron7rop6
] [
ron7rop6
rop6 + ron7
]
(A.7)
